Customer No.: 31561 Application No.: 10/711,574 Docket NO.: 13504-US-PA P. 03/11

AMENDMENT

In The Claims:

SEP-13-2005 TUE 16:26

1. (currently amended) A method of fabricating a dynamic random access memory cell, comprising the steps of:

providing a substrate having a patterned mask layer thereon and a deep trench therein, wherein the patterned mask layer exposes the deep trench, and the substrate has a lower electrode formed at the a bottom portion of the deep trench, wherein the an interior surface of the deep trench has a capacitor dielectric layer thereon;

filling with a first conductive layer at the bottom portion of the deep trench; removing the capacitor dielectric layer uncovered by the first conductive layer;

forming a collar oxide layer on the \underline{a} sidewall of the deep trench uncovered by the first conductive layer;

filling with a second conductive layer over the first conductive layer in the deep trench;

forming a trench in the substrate on one side of the second conductive layer, wherein the trench exposes a portion of the substrate and the second conductive layer;

forming a semiconductor strip in the trench to expose a portion of the substrate at the bottom portion of the trench, wherein one end of the semiconductor strip is positioned next to the second conductive layer while the other end of the semiconductor strip is positioned next to the substrate;

Page 2 of 10

FAX NO. P. 04/11

Customer No.: 31561 Application No.: 10/711,574

Docket NO.: 13504-US-PA

forming a gate dielectric layer over the substrate to cover the an exposed

semiconductor strip and the substrate; and

forming a gate over the gate dielectric layer, wherein the gate crosses over the

semiconductor strip, and the gate-covered portion of the semiconductor strip serves as a channel

region.

2. (original) The method according to claim 1, wherein the semiconductor strip comprises

epitaxial silicon.

3. (currently amended) The method according to claim 1, wherein the step for of forming

the semiconductor strip comprises:

depositing a semiconductor material layer into the trench; and

patterning the semiconductor material layer.

4. (original) The method according to claim 3, wherein the step of patterning the

semiconductor material layer further comprises removing a portion of the patterned mask layer

and the substrate.

5. (original) The method according to claim 1, wherein the step of forming the

semiconductor strip in the trench further comprises forming a first extension portion and a

second extension portion on each end of the semiconductor strip so that an H-shaped

semiconductor layer is formed.

Page 3 of 10

Customer No.: 31561 Application No.: 10/711,574

Docket NO.: 13504-US-PA

6. (original) The method according to claim 1, further comprising forming a doped region

in a portion of the semiconductor strip adjacent to the substrate and in the substrate adjacent to

the semiconductor strip after forming the gate.

7. (original) The method according to claim 1, wherein the step of forming the collar

oxide layer comprises:

forming a collar oxide material layer on the sidewall of the deep trench, the top of

the first conductive layer and the substrate; and

removing the collar oxide material layer on the top of the first conductive layer

and the substrate.

8. (original) The method according to claim 1, further comprising forming a doped stripe

in the substrate adjacent to the lower electrode before forming the trench in the substrate on one

side of the second conductive layer.

9. (original) The method according to claim 1, further comprising forming a doped well

in a portion of the second conductive layer and the substrate before forming the trench in the

substrate on one side of the second conductive layer, so that the trench is formed within the

doped well.

Claim 10. (currently amended) A method of fabricating a dynamic random access

memory cell, comprising the steps of:

providing a substrate having a patterned mask layer thereon and a deep trench

capacitor therein, wherein the deep trench capacitor comprises a lower electrode, an upper

Page 4 of 10

Customer No.: 31561 Application No.: 10/711,574

Docket NO.: 13504-US-PA

electrode, a capacitor dielectric layer and a collar oxide layer, and the patterned mask layer

exposes the upper electrode;

forming a trench in the substrate on one side of the deep trench capacitor, wherein

the trench exposes a portion of the substrate and the upper electrode;

depositing a semiconductor material layer into the trench;

patterning the semiconductor material layer to form a semiconductor strip and two

openings exposing the substrate, wherein one end of the semiconductor strip is positioned next to

the upper electrode while the other end of the semiconductor strip is positioned next to the

substrate;

forming a gate dielectric layer over the substrate to cover the an exposed

semiconductor strip and the substrate; and

forming a conductive layer over the gate dielectric layer, wherein the conductive

layer crosses over the semiconductor strip, and the semiconductor strip covered by the

conductive layer serves as a channel region.

11. (original) The method according to claim 10, wherein the semiconductor strip

comprises epitaxial silicon.

12. (original) The method according to claim 10, wherein the step of forming the

semiconductor strip in the trench further comprises forming a first extension portion and a

second extension portion on each end of the semiconductor strip so that an H-shaped

semiconductor layer is formed.

Page 5 of 10

SEP-13-2005 TUE 16:27

Customer No.: 31561

Application No.: 10/711,574

Docket NO.: 13504-US-PA

13. (original) The method according to claim 10, further comprising forming a doped

region in a portion of the semiconductor strip adjacent to the substrate and in the substrate

adjacent to the semiconductor strip after forming the conductive layer.

14. (original) The method according to claim 10, wherein the step of patterning the

semiconductor material layer further comprises removing a portion of the patterned mask layer

and the substrate.

15. (original) The method according to claim 10, wherein the upper electrode comprises a

first conductive layer and a second conductive layer, and the semiconductor strip is positioned

next to the second conductive layer.

16. (original) The method according to claim 15, further comprising forming a doped well

in a portion of the second conductive layer and the substrate before forming the trench in the

substrate on one side of the deep trench capacitor, so that the trench is formed within the doped

well.

17. (original) The method according to claim 10, further comprising forming a doped

stripe in the substrate adjacent to the lower electrode before forming the trench in the substrate

on one side of the deep trench capacitor.

Claims 18-23 (canceled).

Page 6 of 10